Workshop: UVM-AMS: A UVM-Based Analog Verification Standard

UVM - Universal Verification Methodology

Presented at DVCon U.S. 2021

Members of the UVM-AMS Working Group will share the work done so far in developing a comprehensive and unified analog/mixed-signal verification methodology based on UVM to improve analog mixed signal and digital mixed signal verification of integrated circuits and systems.



Thanks to our Sponsors

CadenceSiemens EDASynopsys